

Advance Information

MC88110 Second Generation RISC Microprocessor Hardware Specifications

The MC88110 is the second implementation of the 88000 family of reduced instruction set computer (RISC) microprocessors. The Symmetric Superscalar™ design of the MC88110 allows sustained performance to approach the peak performance capability. This document contains electrical characteristics, pin grid array pinouts, mechanical drawings, and standard marking specifications for the MC88110.

| Topic | Page |
|---|------|
| Section 1.1, "MC88110 Microprocessor Electrical Specifications" | 2 |
| Section 1.1.1, "DC Electrical Characteristics" | 2 |
| Section 1.1.2, "AC Electrical Characteristics" | 3 |
| Section 1.1.3, "JTAG AC Timing Specifications" | 9 |
| Section 1.2, "MC88110 Pinout Diagram" | 12 |
| Section 1.3, "MC88110 Pinout Listing" | 13 |
| Section 1.4, "MC88110 Mechanical Dimensions" | 15 |
| Section 1.5, "Standard Marking Specifications" | 16 |

This document contains information on a new product. Specifications and information herein are subject to change without notice.



1.1 MC88110 Microprocessor Electrical Specifications

This section provides both the AC and DC electrical specifications and the JTAG characteristics for the MC88110.

1.1.1 DC Electrical Characteristics

Table 1 provides the maximum ratings for the MC88110.

Table 1. Absolute Maximum Ratings

| Characteristic | Symbol | Value | Unit |
|--|------------------|-------------|------|
| Supply voltage | V _{dd} | -0.3 to 7.0 | V |
| Input voltage | V _{in} | -0.8 to 7.0 | V |
| Maximum operating junction temperature | T _J | 85 | °C |
| Storage temperature range | T _{stg} | -55 to 150 | °C |

Note: Functional operating conditions are given in DC electrical specifications. Operation beyond the maximum listed may affect device reliability or cause permanent damage to the device.

Table 2 provides the DC electrical characteristics for the MC88110.

Table 2. DC Electrical Characteristics

| Characteristic | Comments | Symbol | Min | Max | Unit |
|---|---------------------------|-----------------------------------|-----|-----------------|--------|
| Input high voltage | All inputs except the CLK | V _{IH} | 2 | V _{dd} | V |
| Input low voltage | All inputs except the CLK | V _{IL} | GND | 0.8 | V |
| CLK input high voltage | | C _{V_{IH}} | 2.4 | V _{dd} | V |
| CLK input low voltage | | C _{V_{IL}} | GND | 0.5 | V |
| Input leakage current GND ≤ V _{IN} ≤ V _{dd} | | I _{in} | — | 2 | μA |
| Hi-Z (off-state) leakage current @ 0.5/2.4 V | | I _{TSI} | — | 2 | μA |
| Signal low input current V _{IL} = 0.8 V and V _{IH} = 2.0 V | TMS, TDI, TRST | I _{IL} , I _{IH} | 50 | 500 | μA |
| Output high voltage I _{OH} = 20 mA | | V _{OH} | 2.4 | — | V |
| Output low voltage I _{OL} = 20 mA | | V _{OL} | — | 0.5 | V |
| Capacitance ¹ V _{in} = 0 V, f = 1 MHz | | C _{in} | — | 15 | pF |
| Typical power dissipation (ambient) | 50 MHz 40 MHz | PD | — | 10 8.5 | W W |

Note: ¹Capacitance is periodically sampled rather than 100% tested.

1.1.2 AC Electrical Characteristics

Table 3 through Table 5 provide information on AC timing characteristics for the MC88110.

Table 3. Clock AC Timing Specifications

Vdd = 5.0 V dc \pm 5%, GND = 0 V dc

| Num. | Note | Characteristic | 40 MHz | | 50 MHz | | Unit |
|------|------|--|--------|-----|--------|-----|------|
| | | | Min | Max | Min | Max | |
| | | Frequency of operation | 33 | 40 | 40 | 50 | MHz |
| 1 | | CLK cycle time | 25 | 30 | 20 | 25 | ns |
| 2 | 1 | CLK rise time | — | 2 | — | 2 | ns |
| 3 | 1 | CLK fall time | — | 2 | — | 2 | ns |
| 4 | | CLK duty cycle measured at 1.4 V | 40 | 60 | 40 | 60 | % |
| 4a | | CLK pulse width high measured at 1.4 V | 10 | 22 | 8 | 15 | ns |
| 4b | | CLK pulse width low measured at 1.4 V | 10 | 22 | 8 | 15 | ns |

Note: 1. While the rise and fall times for the CLK input will be measured from 0.8 to 2.0 volts, the CLK signal is expected to swing from 0.5 to 2.4 volts.

Table 4. Input AC Timing Specifications

Vdd = 5.0 V dc \pm 5%, GND = 0 V dc, T_j Max = 85 °C

| Num. | Notes 1, 3 | Characteristic | 40 MHz | | 50 MHz | | Unit |
|------|---------------|--|--------|-----|--------|-----|------|
| | | | Min | Max | Min | Max | |
| 5 | | Data, byte parity in valid to CLK (setup) | 12 | — | 9 | — | ns |
| 6 | | CLK to data, byte parity in invalid (hold) | -4 | — | -3 | — | ns |
| 7 | | PTA, TA, TEA, TRTRY, AACK valid to CLK (setup) | 12 | — | 9 | — | ns |
| 7A | | ARTRY, SHD valid to CLK (setup) | 12 | — | 8 | — | ns |
| 8 | | CLK to PTA, TA, TEA, TRTRY, AACK, ARTRY, SHD in invalid (hold) | -4 | — | -3 | — | ns |
| 9 | | DBG and BG valid to CLK (setup) | 12 | — | 9 | — | ns |
| 10 | | CLK to DBG and BG invalid (hold) | -2 | — | -1 | — | ns |
| 11 | 4 | Address valid to CLK (setup) | 6 | — | 4 | — | ns |
| 12 | 4 | CLK to address invalid (hold) | 2 | — | 2 | — | ns |
| 13 | | SR in valid to CLK (setup) | 12 | — | 9 | — | ns |
| 14 | | CLK to SR in invalid (hold) | -2 | — | -1 | — | ns |
| 15 | | ABB and DBB in valid to CLK (setup) | 12 | — | 9 | — | ns |

Table 4. Input AC Timing Specifications (Continued)

Vdd = 5.0 V dc ± 5%, GND = 0 V dc, T_j Max = 85 °C

| Num. | Notes 1, 3 | Characteristic | 40 MHz | | 50 MHz | | Unit |
|------|---------------|---|--------|-----|--------|-----|------|
| | | | Min | Max | Min | Max | |
| 16 | | CLK to <u>ABB</u> and <u>DBB</u> in invalid (hold) | -2 | — | -1 | — | ns |
| 17 | 2 | NMI, INT, RST, and <u>DEBUG</u> valid to CLK (setup) | 6 | — | 4 | — | ns |
| 18 | | CLK to <u>NMI</u> , <u>INT</u> , <u>RST</u> , and <u>DEBUG</u> invalid (hold) | 2 | — | 2 | — | ns |

Notes:

1. All input specs are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the 1.4 V of the input CLK. Input timings are measured at the pin.
2. These signals will pass through one clock of debounce circuitry internal to the processor before being functionally recognized. They need to be held asserted for at least the full span of one clock cycle.
3. These numbers are for operation at the frequency specified in the column heading only.

For reduced frequency operation of a 50-MHz part, apply the following formulas to these specs:

$$\#5, 7, 9, 13, 15: \text{Min} = T_{\text{cyc}}/4 + 4 \text{ ns}$$

$$\#6, 8: \text{Min} = -T_{\text{cyc}}/4 + 2 \text{ ns}$$

$$\#7A: \text{Min} = T_{\text{cyc}}/4 + 3 \text{ ns}$$

$$\#10, 14, 16: \text{Min} = -T_{\text{cyc}}/4 + 4 \text{ ns}$$

For reduced frequency operation of a 40-MHz part, apply the following formulas to these specs:

$$\#5, 7, 7A, 9, 13, 15: \text{Min} = T_{\text{cyc}}/4 + 5.75 \text{ ns}$$

$$\#6, 8: \text{Min} = -T_{\text{cyc}}/4 + 2.25 \text{ ns}$$

$$\#10, 14, 16: \text{Min} = -T_{\text{cyc}}/4.25 + 4 \text{ ns}$$

4. These control signals have timing that coincides with address: TBST, R/W, INV, GBL.

Table 5. Output AC Timing Specifications

Vdd = 5.0 V dc ± 5%, GND = 0 V dc, T_j Max = 85 °C, C_L = (see note 1)

| Num. | Notes 1,5 | Characteristic | 40 MHz | | 50 MHz | | Unit |
|------|--------------|---|--------|-----|--------|-----|------|
| | | | Min | Max | Min | Max | |
| 19 | 4 | CLK to address valid | 5 | 17 | 4 | 15 | ns |
| 20 | 4 | CLK to address invalid | 5 | — | 4 | — | ns |
| 21 | 2 | CLK to TS, <u>ABB</u> , <u>DBB</u> asserted, negated | 0 | 11 | 0 | 10 | ns |
| 22 | | CLK to data, byte parity, <u>BPE</u> out valid | 5 | 17 | 4 | 15 | ns |
| 23 | | CLK to data, byte parity, <u>BPE</u> out invalid | 5 | — | 4 | — | ns |
| 24 | | CLK to data, byte parity, <u>BPE</u> out hi-impedance | 5 | 15 | 4 | 12 | ns |
| 25 | 4 | CLK to address hi-impedance | 5 | 15 | 4 | 12 | ns |
| 26 | | CLK to <u>TS</u> , <u>ABB</u> , <u>DBB</u> hi-impedance | 11 | 20 | 9 | 17 | ns |
| 27 | | CLK to output lo-impedance | 5 | — | 4 | — | ns |
| 27A | | CLK to <u>ABB</u> , <u>DBB</u> , <u>TS</u> lo-impedance | 0 | — | 0 | — | ns |
| 28 | | CLK to <u>BR</u> asserted | 0 | 11 | 0 | 10 | ns |

Table 5. Output AC Timing Specifications (Continued)

Vdd = 5.0 V dc ± 5%, GND = 0 V dc, T_j Max = 85 °C, C_L = (see note 1)

| Num. | Notes 1,5 | Characteristic | 40 MHz | | 50 MHz | | Unit |
|------|--------------|---------------------------------------|--------|-----|--------|-----|------|
| | | | Min | Max | Min | Max | |
| 29 | | CLK to BR negated | 0 | 11 | 0 | 10 | ns |
| 30 | | CLK to SSTAT0 and SSTAT1 asserted | 0 | 11 | 0 | 10 | ns |
| 31 | 3 | CLK to SSTAT0 and SSTAT1 negated | — | 17 | — | 15 | ns |
| 32 | | CLK to SSTAT0 and SSTAT1 hi-impedance | 17 | 27 | 14 | 22 | ns |
| 33 | | CLK to PSTAT2-PSTAT0 valid | 5 | 17 | 4 | 15 | ns |
| 33A | | CLK to PSTAT2-PSTAT0 invalid | 5 | — | 4 | — | ns |

Notes:

1. All outputs except TS and SSTAT1-SSTAT0 are specified with an output load of 50 pF and a line length of 6 inches. The TS and SSTAT1-SSTAT0 signals are specified with a load of 60 pF and a line length of 6 inches. All output timing specifications assume a board impedance in the range of 50–90 ohms and a dielectric constant in the range of 2 to 6. All output specs are measured from the 1.4 V of the input CLK to the TTL level (0.8 or 2.0 V) of the signal in question. Outputs are measured both at the pin and at the end of the 6-inch line.
2. The shared outputs TS, ABB, DBB, SSTAT1-SSTAT0 must have pull-up resistors to hold them negated when there is no bus master.
3. Because SSTAT0 and SSTAT1 may be asserted by more than one processor, they are negated in a unique fashion. First all processors will three-state for 4 ns, and then the signal will be driven high by all processors. This protocol should prevent driver contention on these signals.
4. These control signals have timing that coincides with address: TSIZ1-TSIZ0, TBST, TC3-TC0, UPA1-UPA0, R/W, LK, CI, WT, INV, MC, GBL. The TS, ABB and DBB signals are asserted T_{cyc}/4 prior to address.
5. These numbers are for operation at the frequency specified in the column heading only.

For reduced frequency operation of a 50-MHz part, apply the following formulas to these specs:

#19,20,22,23,24,25,27,33,33A: Min = T_{cyc}/4 – 1 ns
#19,22,31,33: Max = T_{cyc}/4 + 10 ns
#24,25: Max = T_{cyc}/4 + 7 ns
#26: Min = T_{cyc}/2 – 1 ns
#26: Max = T_{cyc}/2 + 7 ns
#32: Min = 3T_{cyc}/4 – 1 ns
#32: Max = 3T_{cyc}/4 + 7 ns

For reduced frequency operation of a 40-MHz part, apply the following formulas to these specs:

#19,20,22,23,24,25,27,33,33A: Min = T_{cyc}/4 – 1.25 ns
#19,22,31,33: Max = T_{cyc}/4 + 10.75 ns
#24,25: Max = T_{cyc}/4 + 8.75 ns
#26: Min = T_{cyc}/2 – 1.5 ns
#26: Max = T_{cyc}/2 + 8.5 ns
#32: Min = 3T_{cyc}/4 – 1.75 ns
#32: Max = 3T_{cyc}/4 + 8.25 ns

Figure 1 through Figure 5 provide a graphical representation of the electrical specifications outlined previously.






Figure 1. Clock Input Timing Diagram



Note: Signals that coincide with addresses and attributes are A31-A0, TSIZ1-TSIZ0, TBST, TC2-TC0, UPA1-UPA0, R/W, LK, CI, WT, INV, MC, and GBL.

Figure 2. Read/Write Timing Diagram



Note: Signals that coincide with addresses and attributes are A31-A0, TSIZ1-TSIZ0, TBST, TC2-TC0, UPA1-UPA0, R/W, LK, CI, WT, INV, MC, and GBL.

Figure 3. Bus Arbitration Timing Diagram




Figure 4. Snoop Timing Diagram




Figure 5. Other Signals Timing Diagram

1.1.3 JTAG AC Timing Specifications

Table 6 provides the JTAG AC timing specifications for the MC88110.

Table 6. JTAG AC Timing Specifications (Independent of SYSCLK)

| Num | Characteristic | Min | Max | Unit | Notes |
|-----|--|-----|-----|------|-------|
| | TCK frequency of operation | 0 | 10 | MHz | |
| 1 | TCK cycle time | 100 | — | ns | |
| 2 | TCK clock duty cycle measured at 1.4 V | 40 | 60 | ns | |
| 3 | TCK rise and fall times | 0 | 3 | ns | |
| 4 | TRST negated setup time to TCK rising edge | 30 | — | ns | 2 |
| 5 | TRST assert time | 20 | — | ns | |
| 6 | Boundary-scan input data setup time | 10 | — | ns | 3 |
| 7 | Boundary-scan input data hold time | 15 | — | ns | 3 |
| 8 | TCK to output data valid | 4 | 35 | ns | 4 |
| 9 | TCK to output high impedance | — | 35 | ns | 4 |
| 10 | TMS, TDI data setup time | 10 | — | ns | |
| 11 | TMS, TDI data hold time | 10 | — | ns | |
| 12 | TCK to TDO data valid | — | 20 | ns | 1 |
| 13 | TCK to TDO high impedance | 3 | 20 | ns | 1 |

Notes:

1. Load capacitance = 20 pF
2. TRST is an asynchronous signal. The setup time guarantees that the specified signal will be recognized on that clock edge.
3. Non-test signal input timing with respect to TCK
4. Non-test signal output timing with respect to TCK

Figure 6 provides the JTAG clock input timing diagram.




Figure 6. Clock Input Timing Diagram

Figure 7 provides the TRST timing diagram.




Figure 7. TRST Timing Diagram

Figure 8 provides the boundary-scan timing diagram.




Figure 8. Boundary-Scan Timing Diagram

Figure 9 provides the test access port timing diagram.





Figure 9. Test Access Port Timing Diagram

1.2 MC88110 Pinout Diagram

The MC88110 is available in a 299-pin package. Figure 10 shows the pin assignments for the MC88110. Power and ground pins are divided into those used for internal signals, external signals and buses, and clocking. These groupings are listed in Table 7.



Notes:

1. NC = Do not connect.
2. CKMON is an output test pin and should be left unconnected.
3. RSVD should be pulled to V_{dd} through a 10K ohm resistor.

Figure 10. MC88110 Processor Pin Assignments

1.3 MC88110 Pinout Listing

Table 7 provides the pinout listing for the MC88110.

Table 7. MC88110 Signals and Pin Locations

| Signal | Pin Location |
|--|--|
| Internal logic V _{dd} | A7, A8, B5, B8, B10, B12, C7, C15, D8, D12, D14, D16, E7, E11, E13, E15, F3, F5, G16, G18, H5, J16, K3, K5, L16, L18, M3, N5, N16, P3, R16, R18, S4, S15, T6, T8, T12, T14, U10, W7 |
| External signals and buses V _{dd} | E6, E10, F18, G3, H3, H18, J3, J18, K18, L3, M18, N3, N18, P5, P18, R3, S5, S18, T16, U7, U9, U11, U13, U15, T15 |
| Clock V _{dd} | S11 |
| Internal logic GND | B4, B6, C5, C6, C8, C9, C10, C11, C12, C13, C14, C16, C17, D7, D10, D11, D13, D15, E5, E8, E12, E14, E16, E17, E18, F17, G4, H17, J4, K17, L4, M5, M16, M17, N4, N17, P17, R4, S7, S9, S13, S17, T5, U8, U12 |
| External signals and buses GND | D9, E9, F16, G5, G17, H4, H16, J5, J17, K4, K16, L5, L17, M4, P4, P16, R5, R17, S6, S8, S12, S14, S16, T7, T9, T10, T13 |
| Clock GND | S10 |
| CLK | T11 |
| A31–A0 | F2, G2, H2, C1, D1, E1, F1, G1, H1, J2, J1, K2, K1, L2, L1, M2, M1, N1, N2, P1, P2, R1, R2, S1, S2, T1, T2, U1, V1, S3, T3, U2 |
| TS | V4 |
| TSIZ1–TSIZ0 | C2, B1 |
| R/W | E2 |
| TC3–TC0 | B3, B2, A2, F4 |
| LK | C3 |
| WT | E4 |
| UPA1–UPA0 | D3, E3 |
| CI | D4 |
| MC | V3 |
| INV | U4 |
| GBL | W1 |
| TBST | D2 |
| CLINE | C4 |
| PSTAT2–PSTAT0 | A15, B15, A16 |
| D63–D0 | C19, D17, D19, D18, A20, B20, C20, D20, E19, E20, F19, F20, G19, G20, H19, H20, J19, J20, K19, K20, L19, L20, M19, M20, N19, N20, P20, P19, R20, S20, S19, R19, T20, T19, U20, T18, V20, U19, U18, T17, U17, V19, W20, V18, V17, U16, V16, W19, W18, W17, W16, V15, W15, U14, V14, W14, V13, W13, V12, W12, W11, V11, W10, V10 |
| BP7–BP0 | B16, A17, B17, A18, A19, B18, C18, B19 |

Table 7. MC88110 Signals and Pin Locations (Continued)



| Signal | Pin Location |
|---------------|----------------------|
| TA | U6 |
| TEA | W3 |
| TRTRY | W4 |
| PTA | W5 |
| SR | U5 |
| SSTAT1-SSTAT0 | V2, T4 |
| ARTRY | W2 |
| SHD | V5 |
| AACK | V6 |
| BG | V7 |
| BR | W8 |
| ABB | U3 |
| DBG | W6 |
| DBB | V9 |
| DBUG | A3 |
| BPE | W9 |
| NMI | A5 |
| INT | A6 |
| RST | A4 |
| TDI | A13 |
| TMS | A11 |
| TRST | A10 |
| TCK | A12 |
| TDO | A9 |
| RES2 | B14 |
| RES1 | A14 |
| RSVD | D5 |
| CKMON | V8 |
| NC | B7, B9, B11, B13, D6 |

1.4 MC88110 Mechanical Dimensions

Figure 11 shows the mechanical dimensions for the MC88110.

Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M, 1982.
2. Controlling dimension: Inch



| Dim | Millimeters | | Inches | |
|-----|-------------|-------|--------|-------|
| | Min | Max | Min | Max |
| A | 51.82 | 52.83 | 2.040 | 2.080 |
| B | 51.82 | 52.83 | 2.040 | 2.080 |
| C | 2.80 | 3.55 | 0.110 | 0.140 |
| D | 0.43 | 0.48 | 0.017 | 0.019 |
| G | 2.54 | BSC | 0.100 | BSC |
| L | 3.81 | 4.31 | 0.150 | 0.170 |

Figure 11. Mechanical Dimensions of the MC88110

1.5 Standard Marking Specifications

The MC88110 product marking criteria is shown in Figure 12. This information is intended to be used for identification purposes only.




Figure 12. MC88110 Marking Specifications—Illustrated

Notes:

1. The MC88110 is available in a 299-pin, 20 x 20 cavity down pin grid array.
2. (M) = Motorola logo.
 - Logo must be 0.120 inches in size.
 - Logo must be placed as indicated in Figure 12.
 - Bottom of logo must be no further than 0.250 inches from top edge of package.
3. XXXXXXXXXXXXXXXX—line is reserved for customer part number or Motorola device number.
 - Maximum 14 characters
 - Character size must be 0.060 inches.
4. Motorola logo and customer part number or Motorola device number must be justified as shown.
5. MOONMBR—line is reserved for Motorola mask set number.
 - Maximum 7 characters
 - Character size must be 0.040 inches
 - Top of mark must be no less than 0.030 inches from top edge of package.
6. ATWLYYWWS—line is reserved for Motorola traceability code.
 - Maximum 15 characters
 - Character size must be 0.040 inches.

- There should be a minimum 0.010-inch separation between this line and the MOONMBR line.
 - The designator S is reserved for Motorola assembly subplot code—maximum 1 alpha character.
 - The first subplot uses the letter 'A'.
7. CCCCC—line is reserved for country of origin (if other than U.S.)
- Maximum 7 characters
 - Character size must be 0.040 inches.
 - Bottom of mark must be no further than 0.250 inches from top edge of package.
 - There should be a minimum 0.010-inch separation between this line and the ATWLYYWWS line.

ARCHIVE DOCUMENT - NOT FOR NEW DESIGN

DOCUMENT - NOT FOR NEW DESIGN

Information in this document is provided solely to enable system and software implementers to use 88K microprocessors. There are no express or implied copyright or patent licenses granted hereunder to design or fabricate PowerPC integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution, P.O. Box 20912, Phoenix, Arizona 85036.

EUROPE: Motorola Ltd., European Literature Centre, 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd., 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141 Japan.

ASIA-PACIFIC: Motorola Semiconductors H.K. Ltd., Silicon Harbour Centre, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

Technical Information: Motorola Inc. Semiconductor Products Sector Technical Responsiveness Center (800) 521-6274.

Document Comments: FAX (512) 891-2638.



MOTOROLA